Profile Page



Name Dr Balwinder Raj :

Designation Associate Professor :

Department : Electronics and Comm. Engg.

Postdoc-2011 VLSI Design (University of Rome, Italy) Qualification

Ph.D-2010 Microelectronics and VLSI Design (IIT Roorkee)

M.Tech-2006 Microelectronics (Panjab University

Chandigarh)

B.Tech-2004 Electronics Engineering (Punjab Technical

University)

Address Department of ECE

NIT Jalandhar

Jalandhar, Punjab - 144011

Email rajb@nitj.ac.in

Phone +91-7589480655

Research Interests:

Microelectronics and VLSI Design: Novel Semiconductor Devices, Classical/Non-Classical Nanoscale Devices Modeling, Ultra Low Power VLSI/ULSI Design and Technology, Nanoscale Memory Design, Digital VLSI Circuit Design, and Reconfigurable FPGA Implementation

Other Profile Links:

Google Scholar Link:

Dr. Balwinder Raj Click Here

Journal Publications:

Year	Journal	Publication			
2019	Indian Journal of Pure & Applied	Neeraj Jain, Balwinder Raj, "Thermal Stability Analysis and Performance			
	Physics (IJPAP), Vol 57, PP	Exploration of Asymmetrical Dual-k underlap Spacer (ADKUS) SOI			
	352-360	FinFET for Security and Privacy Applications			
2019	Applied Physics A, Springer, Jeetendra Singh, Balwinder Raj, "Tunnel Current Model of Asymr				
	VOL. 125, NO.3, pp. 203.1 to	MIM Structure Levying Various Image Forces to Analyze the			
	203.11	Characteristics of Filamentary Memristor",			
2019	IEEE Transactions on Very Large	Jeetendra Singh, Balwinder Raj, "Design and Investigation of 7T2M			
	Scale Integration Systems	NVSARM with Enhanced Stability and Temperature Impact on			
	(Accepted)	Store/Restore Energy			

2017	IEEE VLSI Circuits and Systems	
	Vol.12, PP. 171–176, 2017.	"Estimation of Stability and Performance metric for Inward Access
	Scientific Publishers, USA,	Analog,
	Optoelectronics, American	Stack Cylindrical/Surrounding Gate Nanowire MOSFET for Low Power
2017	Journal of Nanoelectronics and	"Subthreshold Performance of In1-xGaxAs based Dual Metal with Gate
	Electronics, Springer, Volume 17, Issue 1, pp 138–145	Analysis of Gate All Around CNTFET based SRAM cell Design",
2018	Journal of Computational	G. Saiphani Kumar, Amandeep Singh, Balwinder Raj, "Design and
	141-148	Application",
	Volume 26, Issue 2, Pages	Surrounding Gate (TM-SG) III-V Nanowire MOSFET for Photosensing
2018	Opto-electronics Journal, Elsevier,	Aakash Jain, Sanjeev Sharma, Balwinder Raj, "Analysis of Triple Metal
	374–385	Balwinder Raj, "Application Specific Microcontroller Design for IoT based WSN"
2018	Sensor Letter, ASP, Vol. 16, PP.	Divya Yadav, Shailesh Singh Chouhan, Santosh Kumar Vishvakarma and Balwindar Pai, "Application Specific Microcontrollar Design for LoT
2010		Gate Stack Cylindrical Gate Nanowire MOSFET,"
		Analysis of barrier layer thickness on performance of In1-xGaxAs based
2018	JNO, ASP, Vol. 13, PP 1473-1477	Jeetendra Singh, Sanjeev Sharma, Balwinder Raj, Mamta Khosla
	074006-1-12	Models for Memories Design"
2018	JoS, IoP, Vol. 39, No. 7, PP.	Jeetendra Singh, Balwinder Raj, "Comparative Analysis of Memristor
	(JEMS), Springer, Volume 47, Issue 8, pp 4683–4693	using Charge-Plasma-Based Gate Underlap Dielectric Modulated Junctionless TFET"
2018	Journal of Electronic Materials (JEMS) Springer, Volume 47	Girish Wadhwa, Balwinder Raj, "Label Free Detection of Biomolecules using Charge Plasma Based Gate Underlan Dielectric Modulated
2010	862-868	Chief Wedler Delevis for Del Wed 12 Dec 6 CD 1 1
	Journal, Elsevier's, Vol. 21, PP-	
	Technology, an International	Modeling and Simulations of Nanoscale Memristor
2018	Journal: Engineering Science and	Jeetendra Singh, Balwinder Raj, "Temperature Dependent Analytical
2010	Systems, Vol. 12, PP. 638 – 64	and Analysis of Quantum-Dot Cellular Automata Based Circuits",
2018	IEEE/IET Circuits, Devices &	Application" Gurmohan Singh, R. K. Sarin and Balwinder Raj, "Fault-Tolerant Design
	NO. 15	Charge-Plasma-based Dielectric Modulated JLTFET for Biosensor
2018	IEEE Sensor Journal, VOL. 18,	Girish Wadhwa, Balwinder Raj, "Parametric Variation Analysis of
		Model"
	, , , , , , , , , , , , , , , , , , , ,	Enhance the Performance of Conductive Filament Based Memristor
2010	No. 2, PP. 268-267	Levying Various Image Forces of Metal Insulator Metal Structure to
2018	IEEE Nanotechnology, Vol. 17,	of Nanoelectronics and Optoelectronics" Jeetendra Singh, Balwinder Raj, "Modeling of Mean Barrier Height
		towards the Analog/RF Design Applications", communicated in "Journal of Nanoslastropies and Optoplestropies"
	Vol. 14, PP. 349–359	Drain Side of Asymmetric SOI FinFET Structure: Performance Analysis
2019	American Scientific Publishers,	Neeraj Jain and Balwinder Raj, "Dual-k Spacer Region Variation at the
		17-24, March 2019
	2019	Tunnel FET"," Microelectronics Journal, Elesvier, Volume 85, Pages
2019	Microelectronics Journal, Elesvier, Volume 85, Pages 17-24, March	Amandeep Singh, Mamta Khosla, Balwinder Raj, "Design and Analysis of Dynamically Configurable Electrostatic Doped Carbon Nanotube

	, , , , , , , , , , , , , , , , , , , ,	I and the second se
	Electronics, Taylor & Francis, Vol.102, No.2, pages 200-215,	
2014	International Journal of	INDEP approach for leakage reduction in nanoscale CMOS circuits
	1, pages 61-73, 2014	Design
2014	, Taylor & Francis, Vol. 101, issue	ONOFIC Approach: Low Power High Speed Nanoscale VLSI Circuits
	Elsevier, Vol. 54, pp 90-99, 2014	Circuits
2014	Microelectronics Reliability,	PVT variations aware low leakage INDEP approach for nanoscale CMOS
	Vol. 26, No. 8, pp. 6134-6142, 2015	
	Materials in Electronics. Springer,	Copper interconnects for Nanoscaled Technology nodes
2015	Journal of Materials Science:	Influence of Temperature on MWCNT bundle, SWCNT bundle and
2017	Issue 2, pp. 469-476, June 2015	I C C
	Electronics, Springer, Volume 14	Nanotubes as Global Interconnects at different technology nodes
2015	Journal of Computational	Performance and analysis of temperature dependent Multi-walled Carbon
	4825-4835, Dec 2015	
	Springer, Vol. 44, Issue 12, pp	Multi-Walled CNT and Single-Walled CNT as Global Interconnects
2015	Journal of Electronic Materials,	Temperature Dependent Modeling and Performance Evaluation of
	2, pp.820-827, July 2015	KK THE
2013	Electronics, Springer Vol. 14, No.	Evanescent—mode Approach
2015	Journal of Computational	Compact channel potential analytical Modeling of DG-TFET based on
	Scientific Publishers, USA, Vol. 11, PP. 388-393, 2016	
	Optoelectronics, American	Nanowire Transistor for Low Power Circuit Design
2016	Journal of Nanoelectronics and	Comparative Analysis of Carbon Nanotube Field Effect Transistor and
2015	Vol. 53, PP. 65-72, 2016	Cylindrical Nanowire FET with Quantum Mechanical Effects
2016	Microelectronics Journal, Elsevier,	A Gaussian Approach for Analytical Subthreshold Current Model of
	074001-6, July 2016	
	IOP Science, Vol.37, PP.	and its Circuit Application
2016	Journal of Semiconductors (JoS),	Modeling and Simulation of Carbon Nanotube Field Effect Transistor
	4825-4835, 2016	
	Springer, Vol. 45, Issue 12, pp	CNTFET
2016	Journal of Electronic Materials,	Circuit Compatible Model for Electrostatic Doped Schottky Barrier
	Issue 2, PP. 455-465, June 2016	
_010	Electronics, Springer, Volume 15,	Nanotechnology with Energy Dissipation Analysis
2016	Journal of Computational	A Novel Robust Exclusive-OR Function Implementation in QCA
	104001-8, Oct 2016	Capacitance Linns,
2010	IOP Science, Vol.37, PP.	Capacitance Limit,"
2016	Vol.11, PP. 323-333, June 2016. Journal of Semiconductors (JoS),	"Compact Model for Ballistic Single Wall CNTFET under Quantum
	Scientific Publishers, USA,	
	Optoelectronics, American	Overlapped DG-TFET,"
2016	Journal of Nanoelectronics and	"Analysis of ION and Ambipolar Current for Dual-Material Gate-drain
	2017	
	Electronics, Springer, Volume 16,	Design",
2017	Journal of Computational	"Design and Analysis of Gate All Around CNTFET based SRAM cell
	PP.59-68, May 2017	
	Microsystems, Elsevier, Vol. 52,	of Area Efficient QCA Based Reversible Logic Gates",
2017	Journal of Microprocessors and	Gurmohan Singh, R. K. Sarin and Balwinder Raj, "Design and Analysis
	97-103, February 2017	Cellular Automata Adder",
2017	Physics (IJPAP), Vol. 55, pp.	Performance Analysis of a New Efficient Coplanar Quantum-Dot
2017	Indian Journal of Pure & Applied	Gurmohan Singh, R. K. Sarin and Balwinder Raj, "Design and

2013	Journal of Material Science in	Quantum Mechanical Analytical Modeling of Nanoscale DG FinFET:
	Semiconductor Processing,	Evaluation of Potential, Threshold Voltage and Source/Drain Resistance
	Elsevier, Vol. 16, issue 4, pp.	
	1131- 1137, 2013.	
2011	IEEE Circuits and System	Nanoscale FinFET Based SRAM Cell Design: Analysis of Performance
	Magazine, vol. 11, issue 2, pp. 38-	metric, Process variation, Underlapped FinFET and Temperature effect
	50, 2011	
2011	Journal of Low Power Electronics	Process Variation Tolerant FinFET Based Robust Low Power SRAM
	(JOLPE), Academy Publisher,	Cell Design at 32nm Technology
	FINLAND, vol. 7, issue 2, pp.	
	163-171, 2011	
2009	Microelectronics International,	Analytical Modeling for the Estimation of Leakage Current and
	UK, vol. 26, pp. 53-63, 2009.	Subthreshold Swing Factor of Nanoscale Double Gate FinFET Device"
2008	Journal of Nanoelectronics and	A Compact Drain Current and Threshold Voltage Quantum Mechanical
	Optoelectronics (JNO), USA, vol.	Analytical Modeling for FinFETs"
	3, no. 2, pp. 163-170, 2008.	

Conference Publications:

Year	Conference	Publication
2019	NCIASE-2019, NIT Jalandhar, 27-28 April 2019	Shailendra Singh, Girish Wadhwa and Balwinder Raj,
		Analysis of Scalable Si-Ge layer embedded in
		Channel of Vertical Tunnel FET for Low Power
		Digital Applications,
2019	CPIE 2019, NIT Jalandhar, 08-10 June 2019	Shailendra Singh, Girish Wadhwa and Balwinder Raj,
		"Analysis of Ion and Ambipolar Current for Scalable
		Embedded SiGe-Junction in Vertical-Channel TFET",
2018	15-17 Dec, ICSCCC-2018, CSE, NIT Jalandhar	Shailendra Singh, Balwinder Raj, "Vertical Tunnel
		FET Analysis for Excessive Low Power Digital
		Applications",
2018	Ghaziabad, India on 21-22 July	Neeraj Jain and Balwinder Raj,
		"Capacitance/Resistance Modeling and Analog
		Performance Evaluation of 3-D SOI FinFET Structure
		for Circuit Perspective Applications" 2nd
		International conference on Frontiers of Science &
		Technology(ICFST-18)
2018	ICCCN 2018, National Institute of Technical	Gurmohan Singh, R. K. Sarin and Balwinder Raj,
	Teachers Training and Research, Chandigarh, India,	"Reliability Aware Design and Performance Analysis
	March 29-30, 2018	of QCA Based Exclusive-OR Gate"
2017	(RISE-2017) 27-29 October	Bharat Tripathi, Saurabh Khandelwal, Ravi
		Shrivastava, Balwinder Raj "Implementation of
		Leakage Reduction Techniques in FinFET based 3T
		DRAM based at 45 nm Technology
2017	ICET: EITM-2017), NIT Hamirpur, Dec, 2017.	Jeetendra Singh, and Balwinder Raj, "Simulation and
		performance analysis of Ideal memristor Model with
		Various Window Function to investigate Memristive
		SRAM Cell"
2016	(IEEE-GCCE 2016), Kyoto, Japan from 11th to 14th	Amandeep Singh, Mamta Khosla, Balwinder Raj
	Oct 2016	"CNTFET Modeling and Low Power SRAM Cell
		Design"
2016	International Conference on Electrical Electronics and	Sunil Kumar and Balwinder Raj, "Simulation of
	Industrial Automation, Pattaya, Thailand, from 23rd	Nanoscale TFET Device Structure for Low Power
	to 24th Jan 2016	Applications"

2015	(IEEE CCCE 2015) Ocalra Japan from 27th to 20th	Canicary Vyman Champa Mamta Vhasla Dalyyindan
2015	(IEEE-GCCE 2015), Osaka, Japan from 27th to 30th	Sanjeev Kumar Sharma, Mamta Khosla, Balwinder
	Oct 2015	Raj, "Performance Enhancement of Junctionless
		Nanowire FET with Laterally Graded Channel Doping
		and High-? Spacers" in IEEE Global Conference on
		Consumer Electronics
2015	(IEEE-GCCE 2015), Osaka, Japan from 27th to 30th	Amandeep Singh, Mamta Khosla, Balwinder Raj
	Oct 2015	"Comparative Analysis of Carbon Nanotube Field
		Effect Transistors"
2015	IEEE Computer Society, JIIT, Noida, India, 20-22	Sunil Kumar and Balwinder Raj, "Modeling of
	Aug 2015	DG-Tunnel FET for Low Power VLSI Circuit
		Design," 2015 Eighth International Conference on
		Contemporary Computing (IC3), IC3-2015 - Systems
		(Hardware & Software),
2014	Centre for Nano Science and Engineering, IISC	Sunil Kumar and Balwinder Raj, "Compact channel
	Banglore, held on 22-23 August-2014	potential analytical Modeling of DG-TFET based on
		Evanescent–mode Approach," INUP Familiarization
		on compact Modeling workshop,
2014	Poster presentation in Industry-Academia Conclave at	Amandeep Singh, Mamta Khosla, Balwinder Raj
2011	IIT Indore, 11-12 September, 2014	"CNTFET for Industrial Applications"
2013	(CACCS 2013) DIT Dehradun, India, 6-8th Apl 2013	Balwinder Raj, "Noise Margin and Delay Analysis of
2013	(Crees 2013) Dir Demadum, maia, 0-0m ripi 2013	Half Stacked and Full Stacked SRAM Cell Design
2013	(ICETET 2013), IT Society of India, New Delhi, India	Maisagalla Gopal and Balwinder Raj, "Low Power 8T
2013	Apr 14, 2013	SRAM cell Design for High Stability Video
	Apr 14, 2013	1
		Applications", International Conference on Emerging
2012	AV G. T. 1 2010. B. 1 1 1 1 1 1 1 1 1 1	Trends in Engineering and Technologies
2012	(NanoSciTech 2012), Punjab University Chandigarh,	Balwinder Raj, "A Quantum Mechanical Potential
	February 16-18, 2012	Analysis of FinFET Device through Quantum
		Inversion Charge: Modeling and Simulation
2012	VOTO COLOR DE LA C	Approach",
2012	(ICECT 2012), Kanyakumari, India, April 6 - 8, 2012	Shashikant Sharma, Anjan Kumar, Manisha Pattanaik
		and Balwinder Raj, "Forward Body Biased
		Multimode Multi-Threshold CMOS Technique for
		Ground Bounce Noise Reduction in Static CMOS
		Adders"
2012	IEEE International Symposium on Electronic System	Shashikant Sharma, C. Periasamy, Manisha Pattanaik
	Design (ISED), Kolkata pp. 272-275, 2012	and Balwinder Raj, "Signal Stepping Based
		Multimode Multi-Threshold CMOS Technique for
		Ground Bounce Noise Reduction in Static CMOS
		Adders",
2012	International Conference on Nanomaterials and	H. S. Jatav, Balwinder Raj and P. Srivastava,
	Electronics Engineering, July 24-26, 2012 Kuala	"Performance Analysis of Threshold Logic Gate
	Lumpur, Malaysia	Single-Electron Transistor Full Adder," Elsevier,
2012	IEEE 3rd International Conference on Computing	Shashikant Sharma, Anjan Kumar, Manisha Pattanaik
	Communication And Networking Technologies,	and Balwinder Raj" Ground Bounce Noise Reduction
	Trichy, India, 2012	using Ultra Low Power Diode Based Multi-Threshold
		CMOS Technique for Static CMOS Adder,"
2011	(SocProS 2011), IIT Roorkee, Dec 20-22, 2011	Balwinder Raj, A. K. Saxena and S. Dasgupta,
	2011, 111 1001100, 200 20 22, 2011	"Quantum Mechanical Analytical Drain Current
		Modeling and Simulation for Double Gate FinFET
		Device using Quasi Fermi Potential Approach,"
		International Conference on Soft Computing for
		1
		Problem Solving

Book/Chapter Publications:

Type	Title	Publisher	Authors	ISBN/ISS	Year
				N No.	
Book	Nanoscale Memristor Device for Analog	CRC Press, PP.	Jeetendra Singh	978113806	2018
Chapter	and Digital Application	393-423, 2018	and Balwinder	0340	
			Raj		
Book	Analysis of Dynamic Linear Memristor	Springer	Balwinder Raj	978-3-319-	2017
Chapter	Device Models, Book: Advances in			51723-0	
	Memristors, Memristive Devices and				
	Systems,				
Book	Simulations and Modeling of TFET for	IGI Global, USA	Sunil Kumar and		2015
Chapter	Low Power Design		Balwinder Raj		
Book	Quantum Mechanical Potential Modeling	Springer	Balwinder Raj	978-3-319-	2014
Chapter	of FinFET			02021-1	
Book	VLSI Design and Fabrications	University	Balwinder Raj,	978-93-81	2013
		Science Press	B. Singh and	159-60-6	
			Ashish Dixit		
Book	SRAM Cells for Embedded Systems	InTech Europe	Jawar Singh and	ISBN	2012
Chapter			Balwinder Raj	979-953-3	
				07-580-7	

Research Projects:

Role	Project	Title	Funding	From	To	Amount	Status	Co-Investi
	Type		Agency					gator
Coordinator	Research	Characterizati	DST-FIST	2014	2019	165	Ongoing	Dr. Arun
	Infrastructur	on of				Lakhs		Khsola, Dr.
	e	Nanoscale						Mamta
	Developmen	Semiconduct						Khosla and
	t	or Devices						Dr.
								Balwinder
								Raj
PI	Research	Compact	DIT Under	2012	2014	6 Lakhs	Complete	
	Project	Quantum	INUP IIT				d	
		Mechanical	Bombay					
		Mobility						
		Model for						
		Surrounding						
		Gate						
		Transistor:						
		Modeling and						
		TCAD						
		Simulation						
		Approach						
PI	Research	Aalto-IITI	CIMO Asia	2016	2018	40000	Complete	Dr. S K
	under	cooperation	programme			Euro's	d	Vishvakar
	Exchange	for the skill	jointly with					ma
	Program		Aalto					
		of IoT based	University,					
		implementati	Finland and					
		on	IIT Indore,					
			India					

PI	Research	Design and	SERB-DST	2017	2020	47 Lakhs	Ongoing	
	Project	Development						
		of Low						
		Power						
		ONOFIC for						
		Smart Safety						
		System						
PI	Research	Design and	SERB-DST	2019	2022	37 Lakhs	Ongoing	
	Project	Development						
		of						
		Junctionless						
		Nanowire						
		TFET						
		Biosensor						

Events Organized:

Category	Type	Title	Venue	From	То	Designation
Conference-	International	IEEE 4th Global	Osaka International	27-10-2015	30-10-2015	Session
Special		Conference on	Convention Center,			Chair
Session on		Consumer Electronics	Japan on October			
"Microelectr		(GCCE-2015)	27-30, 2015.			
onics and						
VLSI						
Design"						
Conference-	International	Seventh International	ABV-IIITM	14-12-2012	16-12-2012	Session
-• Special		Conference on	Gwalior			Chair
Session on		Bio-Inspired				
"Bio-Inspire		Computations: Theory				
d VLSI and		and Applications				
Embedded		(BICTA 2012),				
System						
Design"						
Self	National	Electronics and	VLSI Design Lab,	25-05-2015	29-05-2015	Coordinator
Financed		Communication	ECE, NIT Jalandhar			
Short Term		Systems Design				
Course		Aspects				
One-week	National	Emerging Trends of	VLSI Design	01-12-2014	05-12-2014	Chief
Industrial-In		Research in Electronics	Lab,ECE, NIT			Coordinator
stitute-Intera		and Communication	Jalandhar			
ction						
training						
program						
sponsored						
by TEQIP-II						

Training	International	10 days training	VLSI Design Lab,	15-09-2016	24-09-2016	Coordinator
program		program on	ECE Dept. NIT			
		"Research-Teaching	Jalandhar			
		Exchange Excursion				
		Workshop" jointly				
		organized by Dept. of				
		ECE, NIT Jalandhar				
		and Techical University				
		of Munich, Germany,				
One-week	National	"Research Trends in	VLSI Design Lab,	04-05-2018	08-05-2018	Coordinator
Self		VLSI Devices and	NIT Jalandhar			
Financed		Circuits Co-design"				
Short Term		held from 4th to 8th				
Course		May-2018				
One Week	National	Current avenues of	NKN Hall IT Park	25-03-2019	29-03-2019	Coordinator
STC under		research in Electronics	NIT Jalandhar			
TEQIP-III		& Communication				
		Engineering" jointly				
		with GWEC Ajmer				

Professional Affiliations:

Designation	Organization
Life member (Membership	Punjab Academy of Sciences, Patiala, India
No. L-1234).	
Life Member (Membership	Indian Society for Technical Education (ISTE)", IIT(Delhi) Campus, Katwaria Sarai,
No. LM-93041)	New Delhi
Life member, (Membership	Institution of Electronics and Telecommunication Engineers (IETE), New Delhi, India
No. M-231963).	
Member (Membership No.	Institution of Engineers, Kolkata, India
M-159543-6)	
Member (Membership No.	IEEE & Electron Devices Society (EDS), USA
94127067).	

PhD Supervised:

Scholar Name	Research Topic	Status	Year	Co-Supervisor
Mr Jeetendra	MODELING AND SIMULATION OF	Thesis	2019	
Singh	MEMRISTOR FOR MEMORY CELL DESIGN	Submitted		
Mr. Neeraj Jain	Nano Scale FinFET Modeling and Simulation for	Completed	2018	
Ph.D (Reg. No.	Analog Circuit Design			
13804003)				
Mr. Gurmohan	Design and Performance Analysis of Quantum	Completed	2018	Dr. R K Sarin
Singh (Reg. No.	Cellular Automata Based Nanocomputing			
14804001)	Circuits			
Mr. Sunil Kumar	Design and Analysis of Tunnel FET Device for	Completed	2017	
(Reg. No.	Low Power SRAM Cell			
12404004)				
Mr. Amandeep	Modeling and Simulation of Carbon Nanotube	Completed	2017	Dr. Mamta Khosla
Singh Rehal	FET for Ultra Low Power SRAM Design			
(Reg. No.				
13504002)				

Mr. Sanjeev	Analysis of Nanowire FET and its Application as	Completed	2017	Dr. Mamta Khosla
Kumar Sharma	Low Power Sensor Design			
(Reg. No.				
13504006)				

Award and Honours:

Title	Activity	Given by	Year
Early Carrier Research Award	Research work on TFET and	SERB-Department of Science	2017
	and its Applications	and Technology, New Delhi,	
		India	
Young Scientist Award	18th Punjab Science Congress	Punjab Academy of Sciences,	2015
		Punjabi University Patiala,	
		Punjab, India	
Best Paper Award	International Conference on	IRP, Pattaya, Thailand	2015
	Electrical and Electronics		
	Engineering on 11-12 July		
	2015		
Best Teacher Award	43rd ISTE Section Convention	Indian Society for Technical	2013
		Education (ISTE) New Delhi	